

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR

Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (DESCRIPTIVE)

Subject with Code : Digital Logic Design(16CS506) Course & Branch: B.Tech - CSE

Year &Sem: II-B.Tech& I-Sem

<u>UNIT –I</u>

Binary Systems, Boolean Alegebra

	binary systems, boolean Alegeora	
1.	1. a) Convert the following numbers	(L5) (5M)
	i) $(41.6875)_{10}$ to Hexadecimal number ii) $(11001101.0101)_2$ to base-8 and bas to base2	se-4iii)(4567) ₁₀
	b) Subtract $(111001)_2$ from (101011) using 1's complement?	(L5) (5M)
2.	a)Represent the decimal number 3452 in i)BCD ii)Excess-	(L5)(3M)
	b) perform (-50)-(-10) in binary using the signed-2's complement (L5)(3)	3M)
	c) Determine the value of base x if $(211)x=(152)_8$	(L5) (4M)
3.	a)Convert the following numbers (L5) ((3M)
	i) $(AB)_{16} = ()_2$ ii) $(1234)_8 = ()_{16}$ iii) $(101110.01)_2 = ()_8$	
	b) Convert the following to binary and then to gray code $(AB33)_{16}$	(L5) (3M)
	c) Perform the following Using BCD arithmetic (7129) $_{10}$ + (7711) $_{10}$	(L5) (4M)
4.	Simplify the Boolean expressions to minimum number of literals	(L5) (10M)
	i) $(A + B)(A + C')(B' + C')$	
	ii) $AB + (AC)' + AB'C(AB + C)$	
	iii) (A+B)' (A'+B')'	
5.	Explain the Binary codes with examples?	(L2) (10M)
6.	Explain about complements with examples?	(L2) (10M)
7.	a)Simplify the Boolean expressions to minimum number of literals	(L5) (5M)
	i) $X' + XY + XZ' + XYZ'$ ii) $(X+Y) (X+Y')$	
	b) Obtain the Complement of Boolean Expression	(L5) (5M)
	i) $A+B+A'B'C$ ii) $AB + A(B+C) + B'(B+D)$	
8.	Convert the following	(L5) (10M)
	a) $(1AD)_{16}=()_{10}$ b) $(453)_8=()_{10}$ c) $(10110011)_2=()_{10}$ d) $(5436)_{10}=()_{16}$	
9.	a) The solution to the quadratic equation $x^2-11x+22=0$ is $x=3$ and $x=6$ what is number	the base of the (L5) (5M)

(QUESTION BANK 2017
Convert the following numbers	(L5) (5M)
i) $(615)_{10} = ()_{16}$ ii) $(214)_{10} = ()_8$ iii) $(0.8125)_{10} = ($ iv) $(658.825)_{10} = ()_8$ v) $(54)_{10} = ()_2$)2
10. a) Explain the Excess-3 code?	(L2) (5M)
b) Write about Error correction & Detection?	(L2) (5M)

<u>UNIT –II</u>

Gate Level Minimization

 Simplify the following Boolean expression using K-MAP and imple F(W,X,Y,Z) = XYZ+WXY+WYZ+WXZ 	ement using NAND gates. (L5) (10M)
2. Simplify the Boolean expression using K-MAPF(A,B,C,D) = $+d(7,15)$	$\sum m(1,2,3,8,9,10,11,14)$ (L5) (10M)
3. Simplify the Boolean expression using K-map and implement using	NAND gates
$F(A,B,C,D) = \sum m(0,2,3,8,10,11,12,14)$	(L5) (10M)
4. Reduce the expression $f(x,y,z,w) = \pi M(0,2,7,8,9,10,11,15)$.d (3,4) using the expression of the	ing K-Map?(L5) (10M)
5. Simplify the Boolean expression using K-map?	(L5)(10M)
F(A,B,C,D,E)= $\sum m(0,1,4,5,16,17,21,25,29)$ 6. Obtain the minimal product of sums and design using NAND gates F(A,B,C,D)= = $\sum m(0,2,3,6,7) + d(8,10,11,15)$	s (L5)(10M)
7. Explain NAND- NOR implementations?	(L5) (10M)
8. a) Design the circuit by Using NAND gates $F = ABC' + DE + AB'D'$	' (L5) (5M)
b) Design the circuit by Using NOR gates $F = (X+Y)$. $(X'+Y'+Z')$	(L5) (5M)
9. Simplify the Boolean expression using K-MAP	(L5) (10M)
$F(A,B,C,D,E) = \sum m(0,2,4,6,9,11,13,15,17,21,25,27,29,31)$	
10. Simplify the Boolean expression using K-MAP	(L5) (10M)
$F(A,B,C,D) = \pi M (3,5,6,7,11,13,14,15) .d(9,10,12)$	

UNIT -	-III
--------	------


Combinational Logic

<u>Combinational Logic</u>	
1. Explain Carry Lookahead Generator ?	(L5) (10M)
2. A)Implement the following Boolean function using 8:1 multiplexer	(L5) (5M)
F(A, B, C, D) = A'BD' + ACD + A'C' D + B'CD	
B)Explain about parallel adderAdder?	(L2)(5M)
3. A) Explain Design Procedure of combinational circuits?	(L2) (5M)
B) Explain Fullbinarysubtractor in detail?	(L2) (5M)
4. Design the combinational circuit binary to gray code?	(L5) (10M)
5. A)Explain about Binary Half Adder?	(L2) (5M)
B)What is Full Adder? Design & Explain the operations of Full Adder?	(L2) (5M)
6. A)Implement the following Boolean function using 8:1 multiplexer	(L5)(5M)
$F(A,B,C.D) = \Sigma m (0,1,2,5,7,8,9,14,15)$ B) Explain about Decimal Adder?	(L2) (5M)
7. A)Design a 4 bit adder-subtractor circuit and explain the operation in detail	
B) Explain the functionality of a Multiplexer?	(L2) (5M)
8. Implement BCD to 7-segment decoder for common anode using 4:16 deco	
9. A)Design a 4 bit binary parallel subtractorand the explain operation in detail?	
B) Design the combinational circuit of Binary to Excess-3 code convertor?	(L5) (5M)
10. A)What is combinational circuits and explain analysis and design proce	edure of combinational
circuits ?	(L2)(5M)
B)Explain about Priority encoder?	(L5) (5M)
<u>UNIT –IV</u>	
Synchronous Sequential Logic	
1. A) Explain the Logic diagram of JK flip-flop?	(L2) (5M)
B) Write difference between Combinational & Sequential circuits?	(L4) (5M)
2. A) Explain the Logic diagram of SR flip-flop?	(L2) (5M)
B) Design and draw the 3 bit up-down synchronous counter?	(L5) (5M)
3. A) Draw and explain the operation of D Flip-Flop?	(L5) (5M)
B) Explain about Shift Registers?	(L2) (5M)
4. A) Draw and explain the operation of T Flip-Flop?	(L5) (5M)
B) Explain about Ring counter?	(L2) (5M)
5. A) Explain about ripple counter?	(L2) (5M)
Digital Logic Design	Page 3

QUES	TION BANK 2017
B) What is state assignment? Explain with a suitable example?	(L2) (5M)
6. Explain the working of the following	(L2 & L5) (10M)
i) J-K flip-flop	
ii) S- R flip-flop	
iii) D flip-flop	
7. Explain the design of a 4 bit binary counter with parallel load in detail?	(L2) (10M)
8. What is race-around condition? How does it set eliminate is a Master -slave	e J-K flip-flop? (L2)(10M
9. A) Explain synchronous and ripple counters compare their merits and deme	erits? (L2) (5M)
B) Design a 4 bit binary synchronous counters with D-flip flop?	(L5) (5M)
10. a)Write the truth table of clocked T- Flip Flop?	(L1)(3M)
b) Write the differences between latches and flip flops?c) Write the differences between synchronous and asynchronous cou	(L1)(4M) nters? (L1)(3M)

<u>UNIT –V</u>

Memory and Programmable Logic, Digital Logic Circuits	
1. A) Write difference between PROM&PLA &PAL?	(L4) (5M)
B) Explain about Error correction & Detection Codes ?	(L2) (5M)
2. Encode the 11-bit code 10111011101 into 15 bit information code?	(L3)(10M)
3. Implement the following function using PLA $A(x,y,z)=\sum m(1,2,4,6) B(x,y,z)=\sum m(0,1,6,7) C(x,y,z)=\sum m(2,6)$	(L5)(10M)
4.Design PAL for a combinational circuit that squares a 3 bit number?	(L5)(10M)
5. What is memory decoding? Explain about the construction of 4 X 4 RAM ?	(L2) (10M)
6. Construct the PROM using the conversion from BCD code to Excess-3 code?	(L5)(10M)
7. Implement the following functions using PLA. $A(x,y,z) = \sum m(1,2,4,6) B(x,y,z) = \sum m(0,1,6,7) c(x,y,z) = \sum m(2,6)$	(L5)(10M)
8. A)Construct the PLA using the conversion from BCD code to Excess-3 code?(L5)	(10 M)
9. A)Explain about Hamming Code with example?	(L2)(5M)
B) Explain about memory decoding error detection and correction?(L2)10.A)Explain different types of ROM?(L1) (5M)	(5M)
B) Write a short notes on Programmable array Logic?	(L1) (5M)



			QUESTION BA	NK 2	017
1. (75.23) is a Octal n	umber convert to it eq	uivalent binary num	ıber	[]
A) 1110111.11011	1 B)111110.010110	C)1111111.110	110 D)111101.0	10011	
2. 9's complement of	1234 is			[]
A) 8764	B) 8765	C) 7886	D) 7768	-	-
3. Find 2's compleme	ent of (11000100)			[]
A) 00111100	B) 110000100	C) 1010101010	D) none		
4. Non-weighted code	e is			[]
A) Gray code	B) Decimal	C) Binary	D) octal		
	: is			[]
A) 10	B) 8	C)16	D) 2		
6. $A^{1}B^{1} =$				[]
A) A^1+B^1	B) $(A+B)^1$	C) AB	D) A+B		
Which gate have any on			[]	
A)EX-OR 8.Convert 0.5 decimal		C)NOTD) EX-NOF	R	[]
A)0.1011 B) 0.101	-	Quivalent 0.1000 D) 0.101	0110	L]
A)0.1011 B) 0.101	.1 C)	0.1000 D) 0.101	0110	г	1
	.0 B) 00010000010	(1 - C) 10010010	D) 1001001	1]
10. 10's complement o	-		D) 1001001	[1
A)42479	B)47479		D)47481	L]
$(52)_8$ is decimal e		C)+7480	D)+7481	Г	1
	B) $(42)_{10}$ C)	(64)	D(35)	[]
12. A decimal number			D) (35) ₁₀	г	1
A) 00110	B) 10110	C) 10110	D) 0011	[]
13. The higher signific	·		D) 0011	г	1
A) Sum	B) carry	C) 0	D) none	[]
14. Distributive law is_		C) 0	D) none	г	1
		$(\mathbf{C}) = \mathbf{A} + (\mathbf{B} + \mathbf{C}) - (\mathbf{C})$	$(\mathbf{A} + \mathbf{B}) + \mathbf{C} = \mathbf{D} \cdot \mathbf{r}$]]
	AC B) AB=BA	C) A+(B+C)=((A+B)+C D) r		1
15. A+1 =		C	D) nono	[]
A) A 16 ABC+ABC'-	B) 1	C) 0	D) none	Г	1
16. ABC+ABC'=	B) AB	$C \setminus C$		[]
A) A 17.A+AB=	·	C) C	D) AC	г	1
			\mathbf{D}]
A) 1	B)0	C) A	D) none		

	QUESTION BANK	2017
18. Decimal 20 is in binary number system is	[]
A) 10101 B) 1111 C) 10100 D) 11001		
19. Find 1's complement of (11010100)	_ []
A) 00101011 B) 11010100 C) 101010100	D) none	
20. What is the maximum number of different boolean functions	involving n Boolean	variables?
	[]
A) n^2 B) 2^n C) $2*n$	$D)2^{2n}$	
21 bit represent the sign of the number	[]
A) MSB B)LSB C)both	D)none	
22. Which gate is generate complement of output to given input _	[]
A) NOT B) NAND C)OR	D) XNOR	
23 codes are non weighted codes	ſ]
A) Gray B) decimal codes C) binary	D) none	-
24. (A+B)+C=A+(B+C) is law	, []
A) Associative law B) commutative law C) Distribut	_	-
25. Example of weighted code		1
A) gray B) 8421 C) excess-3	D) none	L
26 . 111001 is a binary value convert to it equivalent octal		1
A) 71 B) 70 C) 15	D) 11	Ĺ
27. 27 is a octal value convert to it equivalent decimal	,]
-	D) none	ŗ
28. ASCII stand for	<i>L</i>) none	1
A)American standard coded for information interchange	t	ŗ
	C) both D) none	
29 theorem states that $A+B=B+A$]
A)Consensus theorem B) duality C) associative law	D) commutative	
30. A.A ¹ =	[-
A)1 B)0 C) A	D) none	Ţ
$31. A+A^{1}B=$	[]
A) $A+B$ B) $A+BA$ C) 0	D) none	J
32. Convert AB6 to binary]
A) 101011010010 B) 101010110110 C) 10101010101	L D) 10101111	1
		B)
		U)
MintermsC)both A&B D) none		Page

			C	UESTION BA	NK	2017
34. (r-1)'s complement	t is also called as				[]
A)Radix	B) Dimnisł	ned radix	C)2	D)15		
35. Which gate is gener	ate complement of	output to given in	iput		[]
A) NOT	B) NAND	C)OR		D) XNOR		
36. The of di	gital logic gate refe	ers to the number of	of inputs		[]
A) Fan-in	B) fan-out	C) both		D) none		
37. Sum terms is also c	alled as []				
A) Max terms	B) Minterm	ns C)both	A&B	D) none		
38. (A+B)+C=A+(B+C)) is	law		[]		
A)Associative law	B) commut	ative law C) Di	stributive	e law D) no	one	
39. $(231)_4$ convert to define	cimal value				[]
A) 45	B) 43	C) 42	D) no	one		
40. 53 is decimal value	convert to its binar	y value			[]
A) 110101	B) 110010	C) 110101		D) 11001		

<u>UNIT – II</u>

Gate Level Minimization

1.	Vietch diagram also h	known as			[]
	A) Karnaugh map	B) logic gate	C) BSD	D) none		
2.	2 variable k map cont	ains	cells		[]
	A)8 B)4	C)2	D)12			
3.	The map method is fi	rst proposed by_			[]
	A) Vietch	B) charlas	C) karnaughD)	none		

			QUESTION B	ANK 2	2017
4. A grouping	of 8 bits in K-map kno	own as		[]
A)byte	_	et C) quad	D) isolated		
5. Example of	UNIVERSAL GATE is	s		[]
A)NAND	B)NOT C) O	DR D) none			
6. The code us	ed for labeling the cells	s of k map is	_	[]
A) gray	B) octal	C) BCD D)) none		
7. AND Gate	requires Minim	um number of inputs.		[]
A)2 B)1	C)4	D) none			
8. A pair is a g	roup of adjace	ent cells in a k-map		[]
A) 2 B) 4	C)8	D) 16			
9. 3 variable k	map contains	cells		[]
A) 6	B) 8	C) 5	D) 3		
10 is a	a group of 8 adjacent ce	ells in K-Map		[]
A)octet	B)pair	C) quad	D) none		
11. don't care co	ondition represented lab	bel as		[]
A) S	B) X	C) d	D)both B&C		
12. The output l	evels are indicated by "		tables and are called	[]
A) don't c	are conditions B)) minterms C) o	output D) none	2	
-	is not universal gate			[]
A) NAND	B) NOR	C) XOR	D) none		
	e following Boolean fur	nction of four variables	$f(w,x,y,z) = \sum m(1,3,4)$		
function is]]
-	endent of one variable		dependent of two vari	ables	
C) indep	endent of three variable	es D) Dependant on a	ll the variables		
1 voriable le m	an contains	aalla		г	1
A) 12	ap contains B) 16	C) 15	D) 3	[]
,	eliminates	,		Г	1
m K-map I an		-		[]
	B)Two	C)Three	D)Zero		
A) One		variable from o	utput expression	[]
·	d eliminates		aiput enpression.	L	
·	d eliminates B)Two	C)Three	D)Zero	L	
In K-map Quae A) One		C)Three	D)Zero	[]

			QUESTION B	ANK 2	017
A) One	B)Two	C)Three	D)Zero		
19.5 variable k maj	p contains ce	ells		[]
A) 32	B) 36	C) 15	D) 3		
20. The sum of all th	ne minterms of a given H	Boolean function is	equal to	[]
A) Zero	B)One	C)Two	D)Three		
21. The product of a	ll the maxterms of a giv	en Boolean functio	on is equal to	[]
A) Zero	B)One	C)Two	D)Three		
22. Let $f(A,B) = A + A$	B, simplified expression	for function f(f(x+	y,y),z) is	[]
A)x+y+z	B)xyz	C)1	D)xy+z		
23. Maximum numl	ber of prime implicants v	with n binary variab	ble in the reduced expre	ession is	[]
A) 2 ⁿ	B) 2*n	C)2 ⁿ⁻¹	D)2+n		
24.The Logical expr	ression y= $\sum m(0,3,6,7,10)$,12,15) is equivaler	nt to	[]
A) $Y = \pi M(0,3,6,7,$	10 ,12,15)	B)y= π M(1,2,4.,5,8)	8,9,11,13,14)		
C) $Y = \sum M(0,3,6,7,1)$	0,12,15) B) $y=\sum$	[M(1,2,4.,5,8,9,11,1	13,14)		
	umber of 2 input NAND			o Boolea	an
function $f = (x'+y')$	-	Sucos required to in		[]
A) 3	B)4	C)5	D)6		
26.What is the value	of B+B'A			[]
26.What is the value A)A	e of B+B'A B)B	C)0	D)A+B	[]
A)A	B)B	·			
A)A 27 method is	B)B used for to simplify the l	boolean expression	s	[]
A)A 27 method is A) K-map	B)B used for to simplify the I B)Algebric rul	boolean expression les C)Tabular	s method D)ALL	[]
A)A 27 method is A) K-map 28. The pictorial rep	B)B used for to simplify the B B)Algebric rul presentation of truth table	boolean expression les C)Tabular e is also called as	s method D)ALL		
A)A 27 method is A) K-map 28. The pictorial rep A) K-Map	B)B used for to simplify the I B)Algebric rul resentation of truth table B)Tabular map	boolean expression les C)Tabular e is also called as C)Both A&B	s method D)ALL	[[]
A)A 27 method is A) K-map 28. The pictorial rep A) K-Map 29. The map method	B)B used for to simplify the I B)Algebric rul resentation of truth table B)Tabular map I is modified by	boolean expression les C)Tabular e is also called as C)Both A&B	s method D)ALL — D)None	[]
A)A 27 method is A) K-map 28. The pictorial rep A) K-Map 29. The map method A) Vietch	B)B used for to simplify the I B)Algebric rul oresentation of truth table B)Tabular map I is modified by B) charlas	boolean expression les C)Tabular e is also called as C)Both A&B C) karnaugh	s method D)ALL — D)None D) none] []]
A)A 27 method is A) K-map 28. The pictorial rep A) K-Map 29. The map method A) Vietch	B)B used for to simplify the I B)Algebric rul oresentation of truth table B)Tabular map I is modified by B) charlas duct Boolean expression	boolean expression les C)Tabular e is also called as C)Both A&B C) karnaugh	s method D)ALL — D)None D) none	[[]
 A)A 27. method is A) K-map 28. The pictorial rep A) K-Map 29. The map method A) Vietch 30. The Sum of prod A) π 	B)B used for to simplify the I B)Algebric rul oresentation of truth table B)Tabular map I is modified by B) charlas duct Boolean expression	boolean expression les C)Tabular i e is also called as C)Both A&B C) karnaugh represented the syn C)€	s method D)ALL D)None D) none mbol is D)∞] []]

				QUESTION B	ANK 2	017
32 me	ethod is also ca	lled as Quine-I	AcCluskey met	hod	[]
A) K-map	B)Tabular	C)Gr	aph	D)None		
33.The minimized e	expression of Y	= A'B'C+A'BC	 C is		[]
A) A'B	B)A'C	C)AI	3	D)BC		
34. The minimized	expression of Y	A'B'C+A'BC	C+ABC+ABC'	is	[]
A) AC+BC	B) A+C	C)A'	C+AB	D)AB		
35. The Boolean ex	pression is f(A,	B,C,D) of m7	representation i	IS	[]
A) ABCD	B) ABC'D'	C)A'	BCD	D)A'B'C'D'		
35. The Boolean ex	pression is f(A,	B,C,D) of M	12 representati	on is	[]
A) A+B+C+D	B) A	+B+C+'D'	C)A'+B+C+	D D)A'+B'+	C+D	
36. In K-map using	the sequences of	codes are			[]
A) Excess-3	B)Gr		C)Binary	D)BCD		
37. 2 NAND gates e	equivalent to	function.	•		[1
A)AND	2)OR	C)Ex-OR	D)Ex-NOR		-	-
38. 3 NAND gates e	equivalent to	function.	,		[]
A)AND		C)Ex-OR	D)Ex-NOR		L	
39.2 NOR gates ec			,		[1
A)AND	2)OR	C)Ex-OR	D)Ex-NOR		L	
40. 3 NOR gates ec			,		[]
A)AND	2)OR	C)Ex-OR	D)Ex-NOR		L	L
·/ ·	_,	-, 011	_ , C			

<u>UNIT – III</u>

Combinational Logic

1.	A Combinational circ	cuits consists of	_			[]
	A) Input variables	B) logic gates	C) output	variables	D) all	of thes	e
2.	circuits needs ty	wo binary inputs and t	wo binary outputs.			[]
	A) Full adder	B) half adder	C) sequential	D) cou	nter		
3.	In half adder circuit t	he inputs are high sum	is and carry			[]

QUESTION BANK 2017 A) 0,0 B) 0,1 C) 1,0 D) 1,1 4. A is a combinational circuit that converts binary information from n inputs lines to a maximum of 2^n unique output lines.] ſ A) Encoder B) Decoder C) both A & B D) none of these 5. _____ circuits needs three binary inputs and two binary outputs. ſ] A) Full adder B) half adder C) combinational logic D) none 6. A decoder with n inputs then it produce ______ out puts 1 ſ $B)2^{n}$ D) n+2 A) 2n C)n 7. A _____ is a combinational circuit that converts binary information from n inputs lines to a of 2^n unique output lines.] D) none of these A) Encoder B) Decoder C) both A & B 8. In which circuits memory is not required 1 A) Sequential circuits B) synchronous circuits C) both D) none 9. In full adder circuit, the inputs are high sum is ____ and carry_____.] ſ C) 1.0 B) 0.0 B) 0,1 D) 1,1 10. In full subtractor circuit, the inputs are high sum is____ and carry_____. [] A) 0,0 B) 0,1 C) 1.0 D) 1.1 11. A_is a special combinational circuit designed to compare the binary variables. 1 B)Decoder C)Comparator D)Demultiplexer A) Multiplexer 12. A circuit with n inputs and produce 2^n outputs. Γ 1 A) Multiplexer B)Decoder C)Comparator D)Demultiplexer 13. circuit acts as inverse operation of a decoder. 1 ſ D)ALL A) Decoder B)Multiplexer C)Encoder 14. A _____ circuit with 2ⁿ inputs and produce n data outputs.] ſ A) Multiplexer B) Encoder C)Decoder D)None 15. In , if two or more inputs are equal to 1 at the same time, the input having the highest Priority will take precedence. 1 B)priority encoder C)Decoder D)priority encod6er A)Encoder 16. In _____ circuits consists of 2ⁿ inputs with one output 1 Γ A) Multiplexer B) Encode C)Decoder D)None 17. In Multiplexer consists of 2ⁿ input lines and _____ selection lines Γ 1 A) 2n B) n C) 1 D) 2+n 18. The number of 4*1 multiplexer require to implement 16*1 mux [] A) 5 **B**) 4 C) 3 D) 8

QUESTION BANK 2017

19. The method of speed	ling up the proces	s by eliminating inter	stage carry delay is c	alled _	
addition				[]
A) Binary B) C	Carry Look Ahead	C) Parallel	D) None		
20. Parallel adder is also	called as			[]
A) Binary B) S	Serial	C) Both A&B	D) None		
21. In half Adder sum sin				[]
A) AB+A'B'	B) AB'+A'B				
22. Implementation of ful	-		nn gate	[]
A) 3, AND	B) 4, AND		D) 1, OR		
23. In parallel adder or su		•		[]
A) Adder	B) Subtractor	,			
24. In parallel adder or su		-		[]
A) Adder	B) Subtractor	C) Both A&B	D) Multiplier		
25. The adder is a	-	t		[]
A) Serial	B) parallel	C) Both A & B	D) None		
26. The adder is a	a Combinational c	ircuit.		[]
A) Serial	B) parallel	C) Both A & B	D) None		
27. The adder is	work as slower.			[]
A) Serial	B) parallel	C) Both A & B	D) None		
28. The adder is	work as faster.			[]
A) Serial	· 1	C) Both A & B	D) None		
29. A is a multip	-		ts	[]
A) Multiplexer	B) Demultiple:		D) None		
30. What are basic gates		nent a full adder		[]
A) 1-Ex-OR and 1-		B) 2-Ex-OR and 1- OI			
		D) 1-Ex-OR , 2- ANI			
1. In half adder circuit the	e inputs are 1, 0 th	en sum is and carr	ry is	[]
A) 0,0	B) 0,1	C) 1,0	D) 1,1		
32. In full subtractor th	e inputs are low the	hen difference is	& barrow is	[]
A) 0,0	B) 0,1	C) 1,0	D) 1,1		
33. In full subtractor th	e inputs are high t	then difference is	& barrow is	ſ]
A) 0,0	B) 0,1	C) 1,0	D) 1,1	L	1
34. Decimal adder is al		0) 1,0	2) 1,1	[]
A) Binary adder	B) BCD Adder	r C) Binary Sub	stractor D) Nona	L	J
-		C) Billar y Sut	otractor D) None	г	1
35 adder uses			D) M	[]
A) Serial	B) Parallel	C) Both A&B	B) None		
36. In circuit th	here are no selection	on lines		[]
A) Multiplexer	B) Demultiple:	xer C) Decoder	D) None		
Digital Logic Design					Page
J - J					- 3 -

QUESTION BANK 2017

37. In circuit th	e selection of specific	output line is control by the value	of selection	on lines
			[]
A) Multiplexer	B) Demultiplexer	C) Decoder D) None		
38. In full adder the sim	plified carry output is		[]
A) AB+AC+BC	B) AB'+A'C+BC'	C) A'B+A'C+BC D) None		
39. In Half adder the sin	nplified carry output is		[]
A) BC	B) AB	C) A'B D) None		
40 adder uses re	gister with parallel load	d capacity	[]
A) Serial	B) Parallel	C) Both A&B B) None		

	2		<u>F – IV</u> Sequential Logic			
1.	In D-flip flop the input D=0	the output is			[]
	A) 1 B) 0		C) X	D) 10		
2.	In asynchronous are to	o design			[]
	A) easy	B) difficult	C) both A&B	D) medium		
3.	In SR latch the S referred to				[]
	A) Synchronous	B) set	C) start	D) none		

			QUESTION BANK 2	017
4. In T flip	flop the input T=1 then	On+1 is	[]
A) Qn	B) Qn'	C) Qn+1	D) 0	
<i>,</i> -	ch s=1,r=1 the state is	, -	- , -]
A) No ch		C) set	D) indeterminate	I
		,	ents the input at the time of cl	lock
edges]]
A) T=1	B) $J=K=1$ C)	both A & B D) no	one	
<i>,</i>			000 to and back to 0000	
A)1001		1000 D) 0000]
8. 10. In SR	latch the R referred to)	[1
A)Synchi		C) set D) no	one	-
9. A is		with only one flip flop b	eing set at any particular time	e, all
others are	e cleared.	• • •]]
A) ring c	ounter B) shift re	egister C) binary co	unter D) none of these	-
10. A sequen	tial circuits consists of		[]
A) storag	e element B) logic g	ates C) both A& B	D) all of these	
-	p is also known as		Ì]
-	flip flop B) SR late		D) none	1
	are used for]
	bry element B) delay		D) none	
	•	e " condition when the va	,]
A) J=0 K			D) J=1 K=0	1
2	JK Flip flop made to to		ŕ	1
]
A) J=0 K	,	,	D) J=1 K=0	,
	-	ps are clocked simultaneo	•]
•	chronous B)Synchro		D) none of these	
		ge " condition when the va]
A) J=0 K	· · · · · · · · · · · · · · · · · · ·		D) J=1 K=0	
		-	ving at its clock inputs. []
A) Coun		· • •		
	JK Flip flop made set			
A) J=0 K	,		D) J=1 K=0	-
	SR Flip flop made set]
B) S=0 F	R=0 B) S=1 R=	=1 C) S=0 R=1	D) S=1 R=0	
20 A ·	c a: a		r	1
	a group of flip flops	\mathbf{C}	D)]
A) Regis			D) none of these	1
-	o flop S=1,R=0 then the P reset		D) indeterminate state]
A) set	B) reset p is also known as	-		1
-	-		D) none]
•	· · ·	ch C) Toggle flip flop	D) none	г
	h s=0,r=1 the state is		D) indotaminata]
A) No ch	ange B) reset	C) set	D) indeterminate	
ital Logic Desi				Page

QUESTION BAI	NK 20)17
24. In counter all the flip flops are clocked simultaneously A) Asynchronous B)Synchronous C) Ripple D) none of these	[]
25.In SR latch s=1,r=1 the state is	г	1
A) No change B) reset C) set D) indeterminate	L]
26. In which circuits memory is required	[]
A) Sequential circuits B) synchronous circuits C) bothA&B D) none	L	1
27. Examples of sequential circuit	[]
A) Multiplexer B) Decoder C) flip-flops D) none		
28. 64 GB=	[]
A) 2^{30} B) 2^{36} C) 2^{32} D) none of these		
29.In JK flip flop j=1,k=1 then the state is []	
A) Q_n^1 B) Q_n C) both D) none of these	L	
30. In which circuits memory is not required	[]
A) Sequential circuits B) synchronous circuits C) both D) no	ne	
31.In synchronous counter, if then flip flop complements the input at the time	e of clo	ck
edges	[]
A)T=1 B) J=K=1 C) both A & B D) none		
32. Master slave flip flop implemented using	[]
A)SR Flip flop B) JK flip flop C) Both A&B D)None		
33. In D latch the input is 1 then ouput is state	[]
A)Synchronous B) set C) start D) none		
34. In the binary synchronous counter if the present state of a 4-bit counter is $A_3A_2A_3$	$A_1A_0=00$)11,
then the next count is	[]
A) 0010 B) 0100 C) 0101 D) none of these		
35. A is a circular shift register with only one flip flop being set at any particul	ar time	
others are cleared.	[]
A) ring counter B) shift register C) binary counter D) none of the	lese	
36. The characteristic equation of SR Flipflop is $Qn+1=$ A) S+R'Qn B) S'+RQn C) S+R D) Qi		J
37. The characteristic equation of JK Flipflop is Qn+1= [1	
A) JQn'+KQn B) JQn'+K'Qn C) JQn+KQn D) No	-	
38. The characteristic equation of T Flipflop is Qn+1=A) TQn'+T'QnB) TQn'+T'Qn'C) TQn+TQn	[]
A) $TQn'+T'Qn$ B) $TQn'+T'Qn'$ C) $TQn+TQn$	D) N	one
39 The characteristic equation of D Flipflop is $On+1=$	ſ]
39. The characteristic equation of D Flipflop is $Qn+1=$ A) DQn B) D'Qn' C) D' D) D	L	1
40 sequential circuit is easier to design	[]
A) Asynchronous B)Synchronous C) Ripple D) none of the	lese	

<u>UNIT – V</u> <u>Memory and Programmable Logic , Digital Logic Circuits</u>

		(DUESTION BANK	2017
1. RAM performs	operations]]
A) Read	B) write	C) both A&I	B D)none	,
	2)	,]]
	ble logic array B) program		Ľ	1
-	stores binary information	• •]
A) Words	B) bytes	C) GB	D) none	1
]
A) canacitors	f with B) register	C) latches	D) counter	J
5 How many types	of memories are used in	digital systems?	[]
A) 2	B) 3	C) 4	D) 5	L
6. DRAM abbrevia	,	C) 4	D) 5	1
	B)Determinate RA	M C)Dynamic PAM		1
•	-	•	-	1
	in ROM is required]
A) 2 ⁿ	B) 2*n	C) n+1	D) n	
	ry enable input is active, a	and read/write input value	ue is 1 then which inc	licates
operation to b	-		Į]
A) read	B) write	C) both A & B		
-	e method if the data bits a	are 11 range then the par	ity bits size is []
A) 5	B) 4	C) 3	D) none of these	
	ation is stored in memory		[]
	B) decimal	C) octal	D) none	-
	storing data into the mem	-]
A) read	B) write	C) delete	D) none of these	1
12.TTL is	г • / т •		ст.]
	-	B) Transistor- Trans	ster Logic	
() ronatator	Famsmitter Logic	D) none of these		
C) Transistor- I				
	programmable logic devic		and a programmable	AND
13. The is a j	programmable logic devic	ce with a fixed OR array		
13. The is a j array.		ce with a fixed OR array	[]
13. The is a parray. A) PAL	B) PLA	ce with a fixed OR array C) PROM] these
 13. The is a parray. A) PAL 14 stores th 	B) PLA be binary information perr	ce with a fixed OR array C) PROM manently.	[D) none of [] these]
 13. The is a parray. A) PAL 14 stores the A) RAM 	B) PLA ne binary information perr B) ROM	ce with a fixed OR array C) PROM manently. C) both A &	[D) none of [B D) none of] these]
 13. The is a parray. A) PAL 14 stores th A) RAM 15.In Hamming coordinates 	B) PLA the binary information perr B) ROM de technique, if the data d	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t	[D) none of B D) none of hen C = [] these]
 13. The is a parray. A) PAL 14 stores the A) RAM 	B) PLA ne binary information perr B) ROM	ce with a fixed OR array C) PROM manently. C) both A &	[D) none of [B D) none of] these]
 13. The is a parray. A) PAL 14 stores th A) RAM 15.In Hamming coordinates 	B) PLA the binary information perr B) ROM de technique, if the data d	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t	[D) none of B D) none of hen C = [] these]
 13. The is a parray. A) PAL 14 stores th A) RAM 15.In Hamming coordinate A) 10001 	B) PLA the binary information perr B) ROM de technique, if the data d	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t C) 1001	[D) none of [B D) none of hen C = [D) 1111] these] these]
 13. The is a parray. A) PAL 14 stores th A) RAM 15.In Hamming coordinate A) 10001 	B) PLA te binary information perr B) ROM de technique, if the data d B)0000	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t C) 1001	[D) none of [B D) none of hen C = [D) 1111] these] these]
 13. The is a parray. A) PAL 14 stores the A) RAM 15.In Hamming coordinates A) 10001 16.The is a particular stores and stores	B) PLA te binary information perr B) ROM de technique, if the data d B)0000	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t C) 1001	[D) none of [B D) none of hen C = [D) 1111] these] these] le OR
 13. The is a parray. A) PAL 14 stores the A) RAM 15. In Hamming coordinates (A) 10001 16. The is a parray. A) PAL 	B) PLA ne binary information perr B) ROM de technique, if the data d B)0000 programmable logic devic B) PLA	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t C) 1001 ee with a fixed AND arra	[D) none of B D) none of hen C = [D) 1111 y and a programmab] these] these] le OR
 13. The is a parray. A) PAL 14 stores the A) RAM 15. In Hamming coordinates (A) 10001 16. The is a parray. A) PAL 17. A group of eight 	B) PLA be binary information perr B) ROM de technique, if the data d B)0000 programmable logic devic B) PLA t bits is called a	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t C) 1001 e with a fixed AND arra C) PROM	[D) none of B D) none of hen C = [D) 1111 y and a programmab [D) none of [] these] these] these]
 13. The is a parray. A) PAL 14 stores the A) RAM 15. In Hamming coordinates A) 10001 16. The is a parray. A) PAL 17. A group of eight A) Bits 	B) PLA ne binary information perr B) ROM de technique, if the data d B)0000 programmable logic devic B) PLA t bits is called a B) byte	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t C) 1001 ee with a fixed AND arra	[D) none of B D) none of hen C = [D) 1111 y and a programmab] these] these] these] these
 13. The is a parray. A) PAL 14 stores the A) RAM 15. In Hamming coordinates of A) 10001 16. The is a parray. A) PAL 17. A group of eight A) Bits 18. The read only mage. 	B) PLA be binary information perr B) ROM de technique, if the data d B)0000 brogrammable logic devic B) PLA t bits is called a B) byte bemory is a device	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t C) 1001 e with a fixed AND arra C) PROM C) kilobyte	[D) none of B D) none of hen C = [D) 1111 y and a programmab [D) none of [D) none of [] these] these] these]
 13. The is a parray. A) PAL 14 stores the A) RAM 15. In Hamming coordinates A) 10001 16. The is a parray. A) PAL 17. A group of eight A) Bits 18. The read only mage A) Programmal 	B) PLA the binary information perr B) ROM de technique, if the data d B)0000 brogrammable logic devic B) PLA the bits is called a B) byte the bits is a device ble logic B) combina	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t C) 1001 e with a fixed AND arra C) PROM C) kilobyte	[D) none of B D) none of hen C = [D) 1111 y and a programmab [D) none of [] these] these] these]
 13. The is a parray. A) PAL 14 stores the A) RAM 15. In Hamming coordinates of A) 10001 16. The is a parray. A) PAL 17. A group of eight A) Bits 18. The read only mage. 	B) PLA the binary information perr B) ROM de technique, if the data d B)0000 brogrammable logic devic B) PLA the bits is called a B) byte the bits is a device ble logic B) combina	ce with a fixed OR array C) PROM manently. C) both A & oes not have any error, t C) 1001 e with a fixed AND arra C) PROM C) kilobyte	[D) none of [B D) none of hen C = [D) 1111 y and a programmab [D) none of [D) none of [D) none of [D) none of [] these] these] these] these

			(DUESTION BANK	2017
20.Types of RC	M memories are			[]
A) EPROM	1 B) EE	PROM	C) PROM	D) All of t	hese.
21.EEPROM al	obreviated as			[]
A) Erasable	e – Erasable PRC	M B) El	lectrically Erasable PR	ОМ	
C) Electrica	Illy- Electrically	PROM D) no	one of these		
22 is a n	onsaturated digit	al logic family	7.	[]
A) ECL	B) TT	Ľ	C) both A & B	D) none of these	
23.64 GB=				[]
A) 2^{30}	B) 2 ³⁶	i .	C) 2^{32}	D) none of these.	
24. The process	of transferring t	he stored data	out of memory is refer	redoperation.[]
A) write		B) read	C) both A & B	D) none	
25. The i	is a programmab	le logic device	with a programmable	OR array and a prog	grammabl
AND array.				[]
A)PAL	B) PLA	C) PROM	D) none of the	nese.	
26. 1 GB=	_			[]
A) 2 ³⁰ B) 2	36 C) 2^{32} D) no	ne of these.			
	volatile memory			[]
	B) RAM		D) all	L	L
		c) i itolii	D) uli	r	1
28. RAM is	•	ormonont mor	\mathbf{D}	[]
A) Tempora	ary memory B) p		nory C) both D) none	_	
A) Tempora _ 29.PLA stands	ary memory B) p		•	[]
A) Tempora _ 29.PLA stands A)Programi	ary memory B) p mable logic array	B) programm	able array logic C) bot	[h A & B D) none	
A) Tempora 29.PLA stands A)Programa 30.In Hamming	ary memory B) p mable logic array code method if t	B) programm he data bits are	able array logic C) bot e 7 range then the parit	[h A & B D) none y bits size is_ []	
A) Tempora _ 29.PLA stands A)Programi	ary memory B) p mable logic array	B) programm	able array logic C) bot	[h A & B D) none y bits size is_ []	
A) Tempora 29.PLA stands _ A)Program 30.In Hamming A) 5	mable logic array code method if t B) 4	B) programm he data bits are	able array logic C) bot e 7 range then the parit	[h A & B D) none y bits size is [] nese]
A) Tempora 29.PLA stands _ A)Program 30.In Hamming A) 5 31.SRAM abbr	ary memory B) p mable logic array code method if t B) 4 eviated as	B) programm he data bits are C) 3	able array logic C) bot e 7 range then the parit D) none of th	[h A & B D) none y bits size is_ [] nese	
 A) Tempora 29.PLA stands _ A)Programm 30.In Hamming A) 5 31.SRAM abbr A) Static RA 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set	B) programm he data bits are C) 3 RAM C)Dy	nable array logic C) bot e 7 range then the parit D) none of th mamic RAM D) no	[h A & B D) none y bits size is_ [] nese]]
 A) Tempora 29.PLA stands _ A)Programm 30.In Hamming A) 5 31.SRAM abbr A) Static RA 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set	B) programm he data bits are C) 3 RAM C)Dy	able array logic C) bot e 7 range then the parit D) none of th	[h A & B D) none y bits size is_ [] nese]
 A) Tempora 29.PLA stands _ A)Programm 30.In Hamming A) 5 31.SRAM abbr A) Static RA 32.The process A) read 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set	B) programm he data bits are C) 3 RAM C)Dy a into the mem	hable array logic C) bot e 7 range then the parit D) none of th ynamic RAM D) no nory is called	[h A & B D) none y bits size is [] nese [one]]
 A) Tempora 29.PLA stands _ A)Programming 30.In Hamming A) 5 31.SRAM abbr A) Static R. 32.The process A) read 33.ECL is 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set	B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write	hable array logic C) bot e 7 range then the parit D) none of th ynamic RAM D) no nory is called	[h A & B D) none y bits size is [] nese [one [D) none of these []]]
 A) Tempora 29.PLA stands _ A) Programm 30.In Hamming A) 5 31.SRAM abbr A) Static R. 32.The process A) read 33.ECL is A) Transistor 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set of retrieving data	B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write gic	aable array logic C) bot e 7 range then the parit D) none of th mamic RAM D) no nory is called C) delete	[h A & B D) none y bits size is [] nese [one [D) none of these []]]
 A) Tempora 29.PLA stands _ A)Programm 30.In Hamming A) 5 31.SRAM abbr A) Static RA 32.The process A) read 33.ECL is A) Transistor C) Emittor- 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set of retrieving data or- Transistor Lo	B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write gic c D) no	aable array logic C) bot e 7 range then the parit D) none of th mamic RAM D) no nory is called C) delete B) Emitter- coupled	[h A & B D) none y bits size is [] nese [one [D) none of these []]]
 A) Tempora 29.PLA stands _ A)Programm 30.In Hamming A) 5 31.SRAM abbr A) Static RA 32.The process A) read 33.ECL is A) Transistor C) Emittor- 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set of retrieving data or- Transistor Lo TamsmitterLogi	B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write gic c D) no	aable array logic C) bot e 7 range then the parit D) none of th mamic RAM D) no nory is called C) delete B) Emitter- coupled	[h A & B D) none y bits size is [] nese [one [D) none of these []]]]
 A) Tempora 29.PLA stands A) Programm 30.In Hamming A) 5 31.SRAM abbr A) Static R. 32.The process A) read 33.ECL is A) Transister C) Emittor- 34.A group of 1 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set of retrieving data or- Transistor Lo TamsmitterLogi	A B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write gic c D) no	 able array logic C) bot able array logic C) bot able 7 range then the parit D) none of the mamic RAM D) none mamic RAM D) none<td>[h A & B D) none y bits size is_ [] nese [D) none of these [Logic [</td><td>]]]]</td>	[h A & B D) none y bits size is_ [] nese [D) none of these [Logic []]]]
 A) Tempora 29.PLA stands A) Programm 30.In Hamming A) 5 31.SRAM abbr A) Static R. 32.The process A) read 33.ECL is A) Transister C) Emittor- 34.A group of 1 A) Bits 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set of retrieving data or- Transistor Lo TamsmitterLogi 6 bits is called a	A B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write gic c D) no B) word	 able array logic C) bot able array logic C) bot able 7 range then the parit D) none of the mamic RAM D) none mamic RAM D) none<td>[h A & B D) none y bits size is_ [] nese [D) none of these [Logic [D) 2 word</td><td>]]]] s</td>	[h A & B D) none y bits size is_ [] nese [D) none of these [Logic [D) 2 word]]]] s
 A) Tempora 29.PLA stands A) Programm 30.In Hamming A) 5 31.SRAM abbr A) Static R. 32.The process A) Tead 33.ECL is A) Transister C) Emittor- 34.A group of 1 A) Bits 35.When the mage 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set of retrieving data or- Transistor Lo TamsmitterLogi 6 bits is called a	A B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write gic c D) no B) word	 able array logic C) bot able array logic C) bot able 7 range then the parit D) none of the mamic RAM D) none mamic RAM D) none<td>[h A & B D) none y bits size is_ [] nese [D) none of these [Logic [D) 2 word</td><td>]]]] s</td>	[h A & B D) none y bits size is_ [] nese [D) none of these [Logic [D) 2 word]]]] s
 A) Tempora 29.PLA stands A) Programm 30.In Hamming A) 5 31.SRAM abbr A) Static R. 32.The process A) read 33.ECL is A) Transister C) Emittor- 34.A group of 1 A) Bits 35.When the main the main the second se	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set of retrieving data or- Transistor Lo TamsmitterLogi 6 bits is called a	B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write gic c D) no B) word	 able array logic C) bot a 7 range then the parit D) none of the print D) none of the print D) none of the print C) delete B) Emitter- coupled print C) kilobyte C) kilobyte 	[h A & B D) none y bits size is [] nese [D) none of these [Logic [D) 2 word ue is 0 then which in]]] s ndicates
 A) Tempora 29.PLA stands _ A)Programm 30.In Hamming A) 5 31.SRAM abbr A) Static RA 32.The process A) read 33.ECL is A) Transiston C) Emittor- 34.A group of 1 A) Bits 35.When the main process A) read 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set of retrieving data or- Transistor Lo TamsmitterLogi 6 bits is called a emory enable inp to be performed	B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write gic c D) no B) word wut is active, ar B) write	 able array logic C) bot able array logic C) bot able 7 range then the parit D) none of the mamic RAM D) none mamic RAM D) none<td>[h A & B D) none y bits size is [] nese [D) none of these [Logic [D) 2 word ue is 0 then which in</td><td>]]] s ndicates</td>	[h A & B D) none y bits size is [] nese [D) none of these [Logic [D) 2 word ue is 0 then which in]]] s ndicates
 A) Tempora 29.PLA stands A) Programm 30.In Hamming A) 5 31.SRAM abbr A) Static R. 32.The process A) Transister A) Transister C) Emittor- 34.A group of 1 A) Bits 35.When the m operation A) read 36.A group of 3 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set of retrieving data or- Transistor Lo TamsmitterLogi 6 bits is called a	B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write gic c D) no B) word write ais active, are B) write	 able array logic C) bot a 7 range then the parit D) none of the print D) none of the print D) none of the print C) delete B) Emitter- coupled print C) kilobyte C) kilobyte nd read/write input val C) both A & 	[h A & B D) none y bits size is [] nese [D) none of these [Logic [D) 2 word ue is 0 then which in [B D) none of []]] s ndicates
 A) Tempora 29.PLA stands _ A)Programm 30.In Hamming A) 5 31.SRAM abbr A) Static RA 32.The process A) read 33.ECL is A) Transiste C) Emittor- 34.A group of 1 A) Bits 35.When the m operation A) read 36.A group of 3 A) Bits 	ary memory B) p mable logic array code method if t B) 4 eviated as AM B)Set of retrieving data or- Transistor Lo TamsmitterLogi 6 bits is called a emory enable inp to be performed	B) programm he data bits are C) 3 RAM C)Dy a into the mem B) write gic c D) no B) word out is active, ar B) write B) write B) write	 able array logic C) bot a 7 range then the parit D) none of the print D) none of the print D) none of the print C) delete B) Emitter- coupled print C) kilobyte C) kilobyte nd read/write input val C) both A & 	[h A & B D) none y bits size is [] nese [D) none of these [Logic [D) 2 word ue is 0 then which in]]] s ndicates

		(QUESTION BANK	2017
A)SRAM	B)DRAM	C)Both A&	B D)None	
38 memory consi	st of low cost.		[]
A)SRAM	B)DRAM	C)Both A&	B D)None	
39. erased with an	n electrical signal instead of u	ltraviolet light.	[]
A) Erasable – Er	rasable PROM B) Elect	rically Erasable PR	OM	
C) Electrically- I	Electrically PROM D) none	of these		
40.placed under a sp	ecial ultraviolet light for a gi	ven period of time	will erase the patte	rn in ROM.
			[]	
A)ROM	B)PROM C	C)EPROM D) E^2	PROM	

Prepared by: J.Suneetha, Dept.of CSE